

# ADVANCED DEVICE FOR WAYSIDE TRAIN CONTROL

Datasheet



### **Project objective**

Execute defect resolution, and implementation of new functionality on the frontend and backend for the board utilized for the wayside interlocking equipment monitoring, running on a Linux basis. This would increase the efficiency of executing interlocking operations for both PTC and non-PTC applications.

File Edit About								
CPU Communication							Submit	Main Menu
Time Source	CPU Board							
	ETH1			ETH2				
Hosts	Local Address: 🕥			Local Address:				
General	Subnet Mask: 👿			Subnet Mask:	Ŏ			
User Data Log Bit Selection	Gateway:			Gateway:	Ŏ			
Timers	🚹= Vital 🛛 🔞= F	Fixed 👽= Adjusta	able					
User Defined Variables	CPU Board Network Ro	outing	<b>.</b>					
Board Configuration	Add V IP Address:	ured	via:		dev	eth1 ▼		Enter
Communication Links								
	Com1 Baud Rate: Stop Bits: Parity: Key-On Delay: Key-Off Delay: Carrier Mode: Com3 Baud Rate: Stop Bits:	9600 V 1 Stop bit V None V 0 milliseconds 0 milliseconds CONSTANT V 9600 V 1 Stop bit V		Com2 Baud Rate: Stop Bits: Parity: Key-On Delay: Key-Off Delay: Carrier Mode: Com4 Baud Rate: Stop Bits:	000000	9600 1 Stop bit None 0 milliseco 0 milliseco CONSTANT 9600 1 Stop bit	T T T T T T T T	
	Parity: 🗸	None 🔻		Parity:		None	•	
	Key-On Delay: 🕔	0 milliseconds		Key-On Delay:		0 milliseco	onds	
	Key-Off Delay: 🚫	0 milliseconds		Key-Off Delay:		0 milliseco	onds	
	Carrier Mode: 👽	CONSTANT V		Carrier Mode:		CONSTANT	¥	
	🚹= Vital 🔞= F	Fixed 👽= Adjusta	able					

### Result

The updated advanced wayside product is capable of coordinating wayside operations at top efficiency. The provided optimization contributes to accelerating the overall system performance and simplification of its use, while web updates are to manage the new functionality of the system.

#### Scope of work

- 🚸 Reverse engineering to substitute missed documentation
- Reproducing the real-world defects by creating highly specific applications determining the system behavior was to simulate its certain states
- Creation and confirmation of hypotheses for unconventional issues, such as data loss when power off. Extensive testing and memory state analysis
- Bug fixing including functional and visual, logical and security defects. Code optimization to improve the overall performance
- Functionality upgrade to support board's updates. Implementation of editable tables to operate with data of various formats
- Frontend updates, including the web page layout, GUI, creating and adding new visual components. Updating scripts responsible for interacting with the backend
- 🚸 Backend updates for debugging, logging and implementing frontend updates
- Oreation of the tool to compile the application source code into a file processed by the board
- Creation of the tool for reverse compiling to convert the compiled application into source code for further analysis and modification
- Creation of the tool to compare applications, detect differences between them and create a comparison reports

### Activities

- Requirements analysis and optimization
- Reverse engineering
- 🚸 Bug fixing
- Frontend & Backend development
- Firmware development
- Ode review and merging
- Testing activities
- Ocumentation creation



## About the project

#### **Technologies**

#### 🚸 C++

- Ø JavaScript
- HTMS/CSS
- 🚸 Python
- Node.js
- 🚸 Qt
- 🚸 🛛 Visual Basic
- 🚸 🛛 Bash

Yaml
Docker
GitLab

Yacc
 A
 Yacc
 A
 Sec
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

- Redmine
- 🚸 Trac
- 🚸 Wireshark

#### **Project size**

- 6 SW Engineers

#### Duration



#### Platform

